Concurrency in the XXI century





Gustavo Petri https://gpetri.github.io

Introduction to Weak Consistency





Many Solutions:

- Locks
- Semaphores
- Monitors
- Message Passing
- Actors ...



Many Solutions:

- Locks
- Semaphores
- Monitors
- Message Passing
- Actors ...

Many Implementations:

- Dekker
- Patterson
- Lamport (Bakery)
- Dijkstra (P/V) ...



Many Solutions:

- Locks
- Semaphores
- Monitors
- Message Passing
- Actors ...

Many Implementations:

- Dekker
- Patterson
- Lamport (Bakery)
- Dijkstra (P/V) ...

```
t1 = false; t2 = false;
t1 = true;
if (!t2) {
    // I'm alone in the
    // critical section
}
t2 = true;
if (!t1) {
    // I'm alone in the
    // critical section
}
```

```
t1 = false; t2 = false;
t1 = true;
if (!t2) {
    // I'm alone in the
    // critical section
}

Dekker.java
```

```
t1 = false; t2 = false;
t1 = true;
if (!t2) {
    // I'm alone in the
    // critical section
}

Dekker.java
```

```
t1 = false; t2 = false;
t1 = true;
if (!t2) {
    // I'm alone in the
    // critical section
}

Dekker.java
```

What went wrong?

t1 and t2 aren't sync

```
t1 = false; t2 = false;
t1 = true;
if (!t2) {
    // I'm alone in the
    // critical section
}

t2 = true;
if (!t1) {
    // I'm alone in the
    // critical section
}

Dekker.java
```

- t1 and t2 aren't sync
- nonNeg is not sync

```
public class Dekker {
    public static boolean t1 = false;
    public static boolean t2 = false;
    public static int nonNeg = 1;
   public static void main(String[] args) {
        for (;;) {
            Dekker. t1 = false;
            Dekker. t2 = false;
            Dekker.nonNeg = 1;
            Thread t1 = new Thread() {
                public void run() {
```

```
t1 = false; t2 = false;
t1 = true;
if (!t2) {
    // I'm alone in the
    // critical section
}

t2 = true;
if (!t1) {
    // I'm alone in the
    // critical section
}

Dekker.java
```

- t1 and t2 aren't sync
- nonNeg is not sync
- can we fix it?

```
public class Dekker {
    public static boolean t1 = false;
    public static boolean t2 = false;
    public static int nonNeg = 1;
   public static void main(String[] args) {
        for (;;) {
            Dekker. t1 = false;
            Dekker. t2 = false;
            Dekker.nonNeg = 1;
            Thread t1 = new Thread() {
                public void run() {
```

```
t1 = false; t2 = false;
t1 = true;
if (!t2) {
    // I'm alone in the
    // critical section
}

Dekker.java
```

- t1 and t2 aren't sync
- nonNeg is not sync
- can we fix it?
- nonNeg--?

```
public class Dekker {
    public static boolean t1 = false;
    public static boolean t2 = false;
    public static int nonNeg = 1;
   public static void main(String[] args) {
        for (;;) {
            Dekker. t1 = false;
            Dekker. t2 = false;
            Dekker.nonNeg = 1;
            Thread t1 = new Thread() {
                public void run() {
```

```
t1 = false; t2 = false;
t1 = true;
if (!t2) {
    // I'm alone in the
    // critical section
}

Dekker.java
```

- t1 and t2 aren't sync
- nonNeg is not sync
- can we fix it?
- nonNeg--?
- How do we know we fixed it?

```
public class Dekker {
    public static boolean t1 = false;
    public static boolean t2 = false;
    public static int nonNeg = 1;
   public static void main(String[] args) {
        for (;;) {
            Dekker. t1 = false;
            Dekker. t2 = false;
            Dekker.nonNeg = 1;
            Thread t1 = new Thread() {
                public void run() {
```

What is a memory model?

What are the possible results of a memory read operation

What is a memory model?

• What are the possible results of a memory read operation

Understanding Memory Models

- Testing
- Formalization
- Validation

What is a memory model?

What are the possible results of a memory read operation

Understanding Memory Models

- Testing
- Formalization
- Validation

Using Memory Models

- Programming
- Optimization
- Verification

How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs

LESLIE LAMPORT

Abstract—Many large sequential computers execute operations in a different order than is specified by the program. A correct execution is achieved if the results produced are the same as would be produced by executing the program steps in order. For a multiprocessor computer, such a correct execution by each processor does not guarantee the correct execution of the entire program. Additional conditions are given which do guarantee that a computer correctly executes multiprocess programs.

Index Terms—Computer design, concurrent computing, hardware correctness, multiprocessing, parallel processing.


A high-speed processor may execute operations in a different order than is specified by the program. The correctness of the execution is guaranteed if the processor satisfies the following condition: the result of an execution is the same as if the operations had been executed in the order specified by the program. A processor satisfying this condition will be called sequential. Consider a computer composed of several such processors accessing a common memory. The customary approach to designing and proving the correctness of multiprocess algorithms [1]-[3] for such a computer assumes that the following condition is satisfied: the result of any execution is the same as if the operations of all the processors were executed in some sequential order, and the Conditional processor appear in this sequence in A multiprocessor satisfying this

Sequential Consistency (SC)

• R1: Each processor issues memory requests in the order specified by its program

 R2: Memory requests from all processors issued to an individual memory module are serviced from a single FIFO queue. Entering a memory request consists of entering

the request on this queue




Sequential Consistency (SC)

- R1: Each processor issues memory requests in the order specified by its program
- R2: Memory requests from all processors issued to an individual memory module are serviced from a single FIFO queue. Entering a memory request consists of entering the request on this queue

Dekker is safe


```
t1 = false; t2 = false;
t1 = true;
if (!t2) {
    // I'm alone in the
    // critical section
}


t2 = true;
if (!t1) {
    // I'm alone in the
    // critical section
}
```








Data Race Detection




















How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs

LESLIE LAMPORT

Abstract—Many large sequential computers execute operations in a different order than is specified by the program. A correct execution is achieved if the results produced are the same as would be produced by executing the program steps in order. For a multiprocessor computer, such a correct execution by each processor does not guarantee the correct execution of the entire program. Additional conditions are given which do guarantee that a computer correctly executes multiprocess programs.

Index Terms—Computer design, concurrent computing, hardware correctness, multiprocessing, parallel processing.

A high-speed processor may execute operations in a different order than is specified by the program. The correctness of the execution is guaranteed if the processor satisfies the following condition: the result of an execution is the same as if the operations had been executed in the order specified by the program. A processor satisfying this condition will be called sequential. Consider a computer composed of several such processors accessing a common memory. The customary approach to designing and proving the correctness of multiprocess algorithms [1]-[3] for such a computer assumes that the following condition is satisfied: the result of any execution is the same as if the operations of all the processors were executed in some sequential order, and the Conditional processor appear in this sequence in A multiprocessor satisfying this

How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs

LESLIE LAMPORT

Abstract—Many large sequential computers execute operations is a different order than is specified by the program. A correct executive is achieved if the results produced are the same as would be produ by executing the program steps in order. For a multiproce computer, such a correct execution by each processor doe guarantee the correct execution of the entire program. Add conditions are given which do guarantee that a computer co executes multiprocess programs.

Index Terms—Computer design, concurrent computing correctness, multiprocessing, parallel processing.

A high-speed processor may execute operations order than is specified by the program. The corr execution is guaranteed if the processor satisfie condition: the result of an execution is the same tions had been executed in the order specified ! processor satisfying this condition will be call sider a computer composed of several such pr processor satisfying this content of several such processor satisfying the composed of several such processor satisfying the composed of several such processor satisfying the composed of several such processor satisfying the several such process algorithms are understandable to most computer professionals to describe issues related to memory consistency and builders of several such process algorithms are understandable to most computer professionals. We focus on consistency models in a way of these models are originally specified with an emphasis on the same as if the operation of the several such process algorithms to describe issues related to memory consistency models in a way of these models are originally specified with an emphasis on the same as if the operation of the several such process algorithms are difficult to understand for typical users and builders of the semantics of the semant the result of any execution is the same as if the operations of the processors were executed in some sequential order, and the Constructividual processor appear in this sequence in A multiprocessor satisfying this

Shared Memory Consistency Models: A Tutorial *

Sarita V. Adve[†] and Kourosh Gharachorloo[‡]

Department of Electrical and Computer Engineering Houston, Texas 77251-1892

[‡]Western Research Laboratory Digital Equipment Corporation Palo Alto, California 94301-1616

Rice University ECE Technical Report 9512 Western Research Laboratory Research Report 95/7 September 1995

Parallel systems that support the shared memory abstraction are becoming widely accepted in many areas of writing correct and efficient programs for such systems requires a formal encification of memory. Parallel systems that support the shared memory abstraction are becoming widely accepted in many areas of semantics. Called a memory consistency model. The most intuitive model—sequential consistency—greatly computing. Writing correct and efficient programs for such systems requires a formal specification of memory consistency model. The most intuitive model—sequential consistency—greatly of many narformance ontimizations commonly need by uninprocessor hardware and commiler semantics, called a memory consistency model. The most intuitive model—sequential consistency—greatly designers, the use of many performance optimizations commonly used by uniprocessor hardware and compiler many current restricts the use of many performance optimizations commonly used by uniprocessor hardware and compiler multiprocessors support more relaxed consistency models. Unfortunately, the models supported by various designers, thereby reducing the benefit of using a multiprocessor. To alleviate this problem, many current substitution of the problem of the systems differ from each other in subtle yet important ways. Furthermore, precisely defining the semantics of understand for tvnical users and huilders of systems differ from each other in subtle yet important ways. Furthermore, precisely defining the semantics of complete specifications that are difficult to understand for typical users and builders of Imputer systems.

The purpose of this tutorial paper is to describe issues related to memory consistency models in a way would be understandable to most computer professionals. We focus on consistency models proposed for

Hardware Models

The case for Relaxed

Sequential Program Optimizations

- Memory store takes 10 cycles*
- Memory load takes 1 cycle*
- Memory stores stall memory loads

```
x = 1;
r_1 = y;
r_2 = z;
```

Sequential Program Optimizations

- Memory store takes 10 cycles*
- Memory load takes 1 cycle*
- Memory stores stall memory loads

$$x = 1;$$
 $r_1 = y;$
 $r_2 = z;$

12 Cycles

^{*} numbers made up for the example

Sequential Program Optimizations

- Memory store takes 10 cycles*
- Memory load takes 1 cycle*
- Memory stores stall memory loads


$$x = 1;$$
 $r_1 = y;$
 $r_2 = z;$
Optimization
 $x_1 = y;$
 $x_2 = z;$
 $x = 1;$

12 Cycles

^{*} numbers made up for the example


Sequential Program Optimizations

- Memory store takes 10 cycles*
- Memory load takes 1 cycle*
- Memory stores stall memory loads



* numbers made up for the example

- Store x: enqueue into a FIFO buffer per processor
- Load x:
 - find last store to x into the processors buffer
 - if none, lookup into the memory




Store Buffers:

 Store x: enqueue into a FIFO buffer per processor

Load x:


 find last store to x into the processors buffer

if none, lookup into the memory




- Store x: enqueue into a FIFO buffer per processor
- Load x:
 - find last store to x into the processors buffer
 - if none, lookup into the memory

$$x = 0 & y = 0$$
 $x = 1; || y = 1;$
 $r_1 = y; || r_2 = x;$
 $r_1 = 0 & r_2 = 0$




- Store x: enqueue into a FIFO buffer per processor
- Load x:
 - find last store to x into the processors buffer
 - if none, lookup into the memory

$$x = 0 & y = 0$$
 $x = 1; || y = 1;$
 $r_1 = y; || r_2 = x;$
 $r_1 = 0 & r_2 = 0$




- Store x: enqueue into a FIFO buffer per processor
- Load x:
 - find last store to x into the processors buffer
 - if none, lookup into the memory

$$x = 0 & y = 0$$
 $x = 1; || y = 1;$
 $r_1 = y; || r_2 = x;$
 $r_1 = 0 & r_2 = 0$




- Store x: enqueue into a FIFO buffer per processor
- Load x:
 - find last store to x into the processors buffer
 - if none, lookup into the memory

$$x = 0 & y = 0$$
 $x = 1; || y = 1;$
 $r_1 = y; || r_2 = x;$
 $r_1 = 0 & r_2 = 0$




- Store x: enqueue into a FIFO buffer per processor
- Load x:
 - find last store to x into the processors buffer
 - if none, lookup into the memory

$$x = 0 & y = 0$$
 $x = 1; || y = 1;$
 $r_1 = y; || r_2 = x;$
 $r_1 = 0 & r_2 = 0$




- Store x: enqueue into a FIFO buffer per processor
- Load x:
 - find last store to x into the processors buffer
 - if none, lookup into the memory

$$x = 0 & y = 0$$
 $x = 1; || y = 1;$
 $r_1 = y; || r_2 = x;$
 $r_1 = 0 & r_2 = 0$




- Store x: enqueue into a FIFO buffer per processor
- Load x:
 - find last store to x into the processors buffer
 - if none, lookup into the memory

$$x = 0 & y = 0$$
 $x = 1; || y = 1;$
 $r_1 = y; || r_2 = x;$
 $r_1 = 0 & r_2 = 0$



Architectural Mechanisms

- Store Buffers
- Caches at different levels (L1, L2)
- Instruction Level Parallelism (ILP)
- Pipelines
- Branch Prediction
- Parallelization
- NUMA
- GPU
- etc.



Architectural Mechanisms

- Store Buffers
- Caches at different levels (L1, L2)
- Instruction Level Parallelism (ILP)
- Pipelines
- Branch Prediction
- Parallelization
- NUMA
- GPU
- etc.

Architectural Choices

- Manuals are explicitly obscure about the actual mechanisms
- Eg: x86 behaves as if it had store buffers
- Eg: Power behaves as if it had predictive caches
- The Manuals tend to be informal (at best)

Total Store Ordering (TSO)

$$x = 0 & y = 0$$
 $x = 1; || y = 1;$
 $r_1 = y; || r_2 = x;$
 $r_1 = 0 & r_2 = 0$

$$x = 0 & y = 0$$
 $x = 1; || y = 1;$
 $r_1 = y; || r_2 = x;$
 $r_1 = 0 & r_2 = 0$

$$\frac{x = 0 & & y = 0}{x = 1; || y = 1; || x =$$

Litmus



Running tests with litmus7

- A tour of litmus7
 - o A simple run
 - Cross compilation
 - Running several tests at once
- Controlling test parameters
 - Architecture of tests
 - Affinity
 - Controlling executable files
- Advanced control of test parameters
 - <u>Timebase synchronisation mode</u>
 - o Advanced prefetch control
- Usage of litmus7
 - o <u>Arguments</u>
 - Options
 - Configuration files

Traditionally, a *litmus test* is a small parallel program designed to exercise the memory model of a parallel, shared-memory, computer. Given a litmus test in assembler (X86, Power or ARM) litmus7 runs the test.

Using litmus7 thus requires a parallel machine, which must additionally feature gcc and the pthreads library. Our tool litmus7 has some limitations especially as regards recognised instructions. Nevertheless, litmus7 should accept all tests produced by the companion test generators (see Part II) and has been successfully used on Linux, MacOS, AIX and Android.

1 A tour of litmus7

Litmus

Litmus

- SB
- SB+rfi-pos
- SBB
- MP
- IRIW

Operational Formalizations

$$v \in \mathcal{V}al$$
 ::= $x \mid \lambda xe \mid tt \mid ff \mid \emptyset$ values
 $e \in \mathcal{E}xpr$::= $v \mid (ve) \mid (\text{ref } v)$ expressions
 $\mid (!v) \mid (v_0 := v_1)$
 $\mid (\text{cas } v) \mid \langle \text{wr} | \text{rd} \rangle \mid \langle \text{wr} | \text{wr} \rangle$
 $e_0; e_1 \equiv \lambda x \ e_1 \ e_0$

```
v \in \mathcal{V}al ::= x \mid \lambda xe \mid tt \mid ff \mid () values
e \in \mathcal{E}xpr ::= v \mid (ve) \mid (\text{ref } v) expressions
\mid (!v) \mid (v_0 := v_1)
\mid (\text{cas } v) \mid \langle \text{wr} | \text{rd} \rangle \mid \langle \text{wr} | \text{wr} \rangle
e_0; e_1 \equiv \lambda x \ e_1 \ e_0
```

$$x = 1;$$
 $y = 1;$ $r_1 = y;$ $r_2 = x;$

```
v \in \mathcal{V}al ::= x \mid \lambda xe \mid tt \mid ff \mid () values
e \in \mathcal{E}xpr ::= v \mid (ve) \mid (\text{ref } v) expressions
\mid (!v) \mid (v_0 := v_1)
\mid (\text{cas } v) \mid \langle \text{wr} | \text{rd} \rangle \mid \langle \text{wr} | \text{wr} \rangle
e_0; e_1 \equiv \lambda x \ e_1 \ e_0
```


$$x = 1;$$
 $y = 1;$ $(x := 1); (!y) || (y := 1); (!x)$
 $r_1 = y;$ $r_2 = x;$

```
\begin{array}{lll} v \in \mathcal{V}al & ::= & x \mid \lambda xe \mid tt \mid ff \mid () & \text{values} \\ e \in \mathcal{E}xpr & ::= & v \mid (ve) \mid (\operatorname{ref} v) & \text{expressions} \\ & \mid & (!v) \mid (v_0 := v_1) \\ & \mid & (\operatorname{cas} v) \mid \langle \operatorname{wr} | \operatorname{rd} \rangle \mid \langle \operatorname{wr} | \operatorname{wr} \rangle \\ & e_0; e_1 \equiv \lambda x \ e_1 \ e_0 \end{array}
```

$$x = 1;$$
 $y = 1;$ $(x := 1); (!y) || (y := 1); (!x)$
 $r_1 = y;$ $r_2 = x;$ $(\lambda z ! y)(x := 1) || (\lambda z ! x)(y := 1)$


Sequential Consistency

 $(S,T \parallel \mathbf{E}[(\lambda x \ ev)])$




Sequential Consistency

$$(S,T \parallel \mathbf{E}[(\lambda x \ ev)]) \xrightarrow{\beta} (S,T \parallel \mathbf{E}[\{x/v\}e])$$




Sequential Consistency




Write buffer semantics

 $(S,T \parallel (B, \mathbf{E}[(\lambda x \ ev)]))$



Write buffer semantics

$$\begin{array}{lll} \left(S,T \parallel (B,\mathbf{E}[(\lambda x \ ev)])\right) & \stackrel{\beta}{\to} & \left(S,T \parallel (B,\mathbf{E}[\{x/v\}e])\right) \\ \left(S,T \parallel (B,\mathbf{E}[(\mathsf{ref}\ v)])\right) & \stackrel{\nu_{p,v}}{\longrightarrow} & \left(S \cup \{p \mapsto v\},T \parallel (B,\mathbf{E}[p])\right) \ p \notin \mathsf{dom}(S) \\ \left(S,T \parallel (B,\mathbf{E}[(p:=v)])\right) & \stackrel{\mathsf{wr}_{p,v}}{\longrightarrow} & \left(S,T \parallel (B \triangleleft [p \mapsto v],\mathbf{E}[0])\right) \\ \left(S,T \parallel (B,\mathbf{E}[(!\,p)])\right) & \stackrel{\mathsf{rd}_{p,v}}{\longrightarrow} & \left(S,T \parallel (B,\mathbf{E}[v])\right) & B(p) = \epsilon \ \& \ S(p) = v \\ \left(S,T \parallel (B,\mathbf{E}[(!\,p)])\right) & \stackrel{\mathsf{rd}_{p,v}}{\longrightarrow} & \left(S,T \parallel (B,\mathbf{E}[v])\right) & B(p) = ls :: v \\ \left(S,T \parallel (B,\mathbf{E}[\langle \mathsf{wr}|\mathsf{rd}\rangle])\right) & \stackrel{\mathsf{wr}}{\longrightarrow} & \left(S,T \parallel (B,\mathbf{E}[0])\right) & \forall p,B(p) = \epsilon \end{array}$$




Write buffer semantics

$$\begin{array}{lll} \left(S,T \parallel (B,\mathbf{E}[(\lambda x \ ev)])\right) & \stackrel{\beta}{\to} & \left(S,T \parallel (B,\mathbf{E}[\{x/v\}e])\right) \\ \left(S,T \parallel (B,\mathbf{E}[(\mathrm{ref}\ v)])\right) & \stackrel{\nu_{p,v}}{\longrightarrow} & \left(S \cup \{p \mapsto v\},T \parallel (B,\mathbf{E}[p])\right) \ p \notin \mathrm{dom}(S) \\ \left(S,T \parallel (B,\mathbf{E}[(p:=v)])\right) & \stackrel{\mathrm{vr}_{p,v}}{\longrightarrow} & \left(S,T \parallel (B \triangleleft [p \mapsto v],\mathbf{E}[0])\right) \\ \left(S,T \parallel (B,\mathbf{E}[(!\,p)])\right) & \stackrel{\mathrm{rd}_{p,v}}{\longrightarrow} & \left(S,T \parallel (B,\mathbf{E}[v])\right) & B(p) = \epsilon \ \& \ S(p) = v \\ \left(S,T \parallel (B,\mathbf{E}[(!\,p)])\right) & \stackrel{\mathrm{rd}_{p,v}}{\longrightarrow} & \left(S,T \parallel (B,\mathbf{E}[v])\right) & B(p) = ls :: v \\ \left(S,T \parallel (B,\mathbf{E}[\langle \mathrm{wr}|\mathrm{rd}\rangle])\right) & \stackrel{\mathrm{vr}}{\longrightarrow} & \left(S,T \parallel (B,\mathbf{E}[0])\right) & \forall p,B(p) = \epsilon \end{array}$$

 $\xrightarrow{\mathsf{bu}_{p,v}} \quad \left(S[p \mapsto v], T \parallel (B,e)\right)$

TSO



 $(S,T \parallel ([p \mapsto v] \triangleright B,e))$

Axiomatic Formalizations

Herd



Part III Simulating memory models with herd7

- Writing simple models
 - o Sequential consistency
 - Total Store Order (TSO)
 - o Sequential consistency, total order definition
 - Computing coherence orders
- Producing pictures of executions
 - o Graph modes
 - Showing forbidden executions
- Model definitions
 - o Overview
 - <u>Identifiers</u>
 - o Expressions
 - Instructions
 - Bell extensions
 - Models
 - o Primitives
 - Library
- Usage of herd7
 - o Arguments
 - o Options
 - o Configuration files

Partial Orders

- Strict Partial Orders
 - irreflexive, transitive
 - po or \xrightarrow{po} for program order
- Operations
 - inverse: po^{-1}
 - transitive closure: po⁺
 - composition: po; rf
 - set operations: po ∪ rf po ∩ rf

- Conditions on Orders
 - Acyclicity
 - Irreflexivity
 - Transitive
 - Consistency

$$(po \cup rf)^+ \cap id = \emptyset$$

Burckhardt's cheatsheet

Property	Element-wise Definition	Algebraic Definition
100000	$\forall x, y, z \in A$:	
symmetric	$x \xrightarrow{rel} y \Rightarrow y \xrightarrow{rel} x$	$rel = rel^{-1}$
reflexive	$x \xrightarrow{rel} x$	$id_A \subseteq rel$
irreflexive	$x \xrightarrow{rel} x$	$id_A \cap rel = \emptyset$
transitive	$(x \xrightarrow{rel} y \xrightarrow{rel} z) \Rightarrow (x \xrightarrow{rel} z)$	$(rel;rel)\subseteqrel$
acyclic	$\neg(x \xrightarrow{rel} \dots \xrightarrow{rel} x)$	$id_A \cap rel^+ = \emptyset$
total	$x \neq y \Rightarrow (x \xrightarrow{rel} y \lor y \xrightarrow{rel} x)$	$rel \cup rel^{-1} \cup id_A = A imes A$

Property	Definition		
natural	$\forall x \in A : \mathrm{rel}^{-1}(x) < \infty$		
partialorder	irreflexive ∧ transitive		
totalorder	partialorder ∧ total		
enumeration	totalorder ∧ natural		
equivalencerelation	reflexive ∧ transitive ∧ symmetric		

Figure 2.1: Definitions of common properties of a binary relation $rel \subseteq A \times A$.

Principles of Eventual Consistency Sebastian Burckhardt'14

SC x = 0 & y = 0x = 1; y = 1;

 $r_1 = y;$

 $r_1 = 1 \& r_2 = 0$

 $\mathbf{r}_2 = \mathbf{x}$;

SC x = 0 & y = 0

program order Total order on the actions of each process

SC

$$x = 0 & y = 0$$
 $x = 1;$
 $r_1 = y;$
 $r_2 = x;$
 $r_1 = 1 & r_2 = 0$

program order Total order on the actions of each process reads from Relates a read to the write that stores its value

SC

$$x = 0 & y = 0$$
 $x = 1;$
 $x = 1;$

commit order Relates writes to the same address

program order Total order on the actions of each process reads from Relates a read to the write that stores its value

SC
$$x = 0 & y = 0$$

fr $x = 1;$ $y = 1$

program orde

rf
reads from

co
commit order


fr
from reads

program order Total order on the actions of each process reads from Relates a read to the write that stores its value commit order Relates writes to the same address

from reads Read to write order derived from rf and co


SC
$$x = 0 & y = 0$$
 $x = 1;$
 $y = 1;$
 $r_1 = y;$
 $r_2 = x;$
 $r_1 = 1 & r_2 = 0$

program order Total order on the actions of each process
reads from Relates a read to the write that stores its value
co commit order Relates writes to the same address
from reads Read to write order derived from rf and co
hb happens before* (po Urf)+




$$x = 0 & y = 0$$


$$x = 1;$$
 $y = 1;$ $r_1 = y;$ $r_2 = x;$ $r_1 = 0 & r_2 = 0$




SC
$$x = 0 & y = 0$$
 $x = 1;$ $y = 1;$ po
 $r_1 = 0 & r_2 = 0$




SC
$$x = 0 & y = 0$$
 $x = 1;$ $y = 1;$





SC
$$x = 0 & y = 0$$
 $x = 1;$
 $y = 1;$
 $r_1 = y;$
 $r_2 = x;$
 $r_1 = 0 & r_2 = 0$





SC
$$x = 0 & y = 0$$
 $x = 1;$
 $y = 1;$
 $r_1 = y;$
 $r_2 = x;$
 $r_1 = 0 & r_2 = 0$




















Formalizing MMs

```
Events: e = p:R[x]=1 \mid p:W[x]=1 \mid p:Fence
```

Execution: $E = \langle P, Ev, po \rangle$

Candidate Execution: $C = \langle E, rf, co \rangle$

Memory Access Dec: D = W | R | M

Derived Relations: R = DD

| ext | int | fr

Constraints: acyclic | irreflexive

In the simplest case (SC):

 events from the same process happen in the order of their program: po ⊆ hb

- events from the same process happen in the order of their program: po ⊆ hb
- If a read sees a value, the write storing that value happens before that read: rf ⊆ hb

- events from the same process happen in the order of their program: po ⊆ hb
- If a read sees a value, the write storing that value happens before that read: rf ⊆ hb
- happens before is a transitive relation: hb* ⊆ hb

- events from the same process happen in the order of their program: po ⊆ hb
- If a read sees a value, the write storing that value happens before that read: rf ⊆ hb
- happens before is a transitive relation: hb* ⊆ hb
- happens before is acyclic

- events from the same process happen in the order of their program: po ⊆ hb
- If a read sees a value, the write storing that value happens before that read: rf ⊆ hb
- happens before is a transitive relation: hb* ⊆ hb
- happens before is acyclic
- we can add fr and co to hb (rf ⊆ hb and cp ⊆ hb) but it doesn't change anything

TSO*:

Reads can bypass writes on the same processor

- Reads can bypass writes on the same processor
 - Define the preserved program order: ppo = po / WR

- Reads can bypass writes on the same processor
 - Define the preserved program order: ppo = po / WR
- events from the same process happen in their preserved program:
 ppo ⊆ hb

- Reads can bypass writes on the same processor
 - Define the preserved program order: ppo = po / WR
- events from the same process happen in their preserved program:
 ppo ⊆ hb
- If a read sees a value, the write storing that value happens before that read: rf ⊆ hb
- fr and co are included in hb (rf ⊆ hb and cp ⊆ hb)
- happens before is a transitive relation: hb* ⊆ hb
- happens before is acyclic

tso.cat

tso.cat

- SB
- SB+rfi-pos
- SBB
- MP
- IRIW

notation	name	nature	dirns	reference	description
ро	program order	execution	any, any	§Relations over events	instruction order lifted to events
rf	read-from	execution	WR	§Relations over events	links a write w to a read r taking its value from w
со	coherence	execution	ww	§Relations over events	total order over writes to the same memory loca- tion
ppo	preserved pro- gram order	architecture	any, any	§Architectures	program order main- tained by the architecture
ffence, ff	full fence	architecture	any, any	§Architectures	e.g. sync on Power, dmb and dsb on ARM
lwfence, lwf	lightweight fence	architecture	any, any	§Architectures	e.g. lwsync on Power
cfence	control fence	architecture	any, any	§Architectures	e.g. isync on Power, isb on ARM
fences	fences	architecture	any, any	§Architectures	architecture-dependent subset of the fence relations, e.g. ffence, lwfence, cfence
prop	propagation	architecture	ww	§Architectures	order in which writes propagate, typically en- forced by fences
po-loc	program order restricted to the same memory location	derived	any, any	§SC PER LO- CATION	$\begin{cases} \{(x,y) \mid (x,y) \in \text{po } \land \\ \operatorname{addr}(x) = \operatorname{addr}(y) \} \end{cases}$
com	communications	derived	any, any	§Relations over events	co∪rf∪fr
fr	from-read	derived	RW	§Relations over events	links a read r to a write w' co-after the write w from which r takes its value
hb	happens before	derived	any, any	§NO THIN AIR	$ppo \cup fences \cup rfe$
rdw	read different writes	derived	RR	Fig. 27	two threads; first thread holds a write, second thread holds two reads


Herding cats: Modeling, Simulation, Testing, and Data-mining for Weak Memory Alglave, Maranget, Tautschnig TOPLAS'14

notation	name	nature	dirns	reference	description	
ро	program order	execution	any, any	§Relations over events	instruction order lifted to events	
rf	read-from	execution	WR	§Relations over events	links a write w to a read r taking its value from w	
со	coherence	execution	ww	§Relations over events	total order over writes to the same memory loca- tion	
ppo	preserved program order	architecture	any, any	§Architectures	program order main- tained by the architecture	
ffence, ff	full fence	architecture	any, any	§Architectures	e.g. sync on Power, dmb and dsb on ARM	
lwfence, lwf	lightweight fence	architecture	any, any	§Architectures	e.g. lwsync on Power	
cfence	control fence	architecture	any, any	§Architectures	e.g. isync on Power, isb on ARM	
fences	fences	architecture	any, any	§Architectures	architecture-dependent	
prop	propagation	architecture	Rela	x: we v	von't study all of these!	
					forced by fences	
po-loc	program order restricted to the same memory location	derived	any, any	§SC PER LO- CATION	$\{(x,y) \mid (x,y) \in \text{po } \land \text{addr}(x) = \text{addr}(y)\}$	
com	communications	derived	any, any	§Relations over events	co∪rf∪fr	
				OVCI CVCIIUS		
fr	from-read	derived	RW	§Relations over events	links a read r to a write w' co-after the write w from which r takes its value	
fr hb	from-read happens before	derived derived	RW any, any	§Relations	co-after the write w from	

Herding cats: Modeling, Simulation, Testing, and Data-mining for Weak Memory Alglave, Maranget, Tautschnig TOPLAS'14

PSO - RMO

- Herd
- Other semantical styles
 - TSO:



- Denotational semantics based on sequences
- Denotational semantics based on POSETs
- PSO & RMO:
 - Axiomatic and operational models are relatively simple
 - Denotational? Not so much

A Better x86 Memory Model: x86-TSO

Peter Sewell Susmit Sarkar

Scott Owens University of Cambridge http://www.cl.cam.ac.uk/users/pes20/weakmemory

Abstract. Real multiprocessors do not provide the sequentially consistent memory that is assumed by most work on semantics and verification. Instead, they have relaxed memory models, typically described in ambiguous prose, which lead to widespread confusion. These are prime targets for mechanized formalization. In previous work we produced a rigorous x86-CC model, formalizing the Intel and AMD architecture specifications of the time, but those turned out to be unsound with respect to actual hardware, as well as arguably too weak to program above. We discuss these issues and present a new x86-TSO model that suffers from neither problem, formalized in HOL4. We believe it is sound with respect to real processors, reflects better the vendor's intentions, and is also better suited for programming. We give two equivalent definitions of x86-TSO: an intuitive operational model based on local write buffers, and an axiomatic total store ordering model, similar to that of the SPARCv8. Both are adapted to handle x86-specific features. We have implemented the axiomatic model in our memevents tool, which calculates the set of all valid executions of test programs, and, for greater confidence, verify the witnesses of such executions directly, with code extracted from a third, more algorithmic, equivalent version of the definition.

Most previous research on the semantics and verification of concurrent programs assumes sequential consistency: that accesses by multiple threads to a shared in a global-time linear order. Real multiprocessors, however, in-These are typically unobservable by ble consequences for the be-

x86 is TSO

- Documentations are really imprecise
- So you say x86 is TSO ..., how do you know?
 - Litmus Test
 - No conclusive proof
- Errors in both the specification and implementations have been found (mostly ARM/Power)


PowerPC / ARM

Power? ARM

- The story is more complicated
- Operationally: Store Atomicity relaxations (co)
- Axiomatically: Many more axioms
- How do we restore assurance?
 - Herd/CAT
 - Operational Simulators
 - Still ..., no guarantees

PCCMEM

Threads contribute operations to a pipeline-like temporary store





Threads contribute operations to a pipeline-like temporary store


$$x := ff;$$


 $r_0 := (!y)$ | $z := ff;$
 $z := tt$ | $y := ff;$
 $r_1 := (!y)$

X	У	Z
ff	tt	ff











Threads contribute operations to a pipeline-like temporary store


$$x := ff;$$
 $|| z := ff;$ $|| y := ff;$ $|| r_0 := (!y)$

Х	У	Z
ff	tt	ff












Threads contribute operations to a pipeline-like temporary store


$$x := ff;$$
 $z := ff;$ $y := ff;$ $r_0 := (!y)$

Х	У	Z
ff	tt	ff












Threads contribute operations to a pipeline-like temporary store


$$x := ff;$$
 $z := ff;$ $y := ff;$ $r_0 := (!y)$

Х	У	Z
ff	tt	ff












Threads contribute operations to a pipeline-like temporary store


$$x := ff;$$
 $z := ff;$ $y := ff;$ $r_0 := (!y)$


Temporary Store














Threads contribute operations to a pipeline-like temporary store


$$x := ff;$$
 $z := ff;$ $y := ff;$ $r_0 := (!y)$


Temporary Store














Threads contribute operations to a pipeline-like temporary store


$$x := ff;$$
 $|| z := ff;$ $|| y := ff;$ $|| r_0 := (!y)$


Temporary Store














Threads contribute operations to a pipeline-like temporary store


$$x := ff;$$
 $|| z := ff;$ $|| y := ff;$ $|| r_0 := (!y)$


Temporary Store














The Memory Executes Operations
Reordering as Allowed by the Memory Model


$$x := ff;$$
 $|| z := ff;$ $|| y := ff;$ $r_0 := (!y)$

Х	у	Z
ff	tt	ff













The Memory Executes Operations
Reordering as Allowed by the Memory Model


$$x := ff;$$
 $|| z := ff;$ $|| y := ff;$ $r_0 := (!y)$














The Memory Executes Operations
Reordering as Allowed by the Memory Model


$$x := ff;$$
 $|| z := ff;$ $|| y := ff;$ $r_0 := (!y)$

Х	У	Z
ff	tt	ff










Examples

 We use a commutability relation constraining the permissible reorderings

TSO	$(t, \operatorname{wr}_{p,v}^W) \Lsh (t, \operatorname{rd}_{q,w})$
PSO	$(t, \operatorname{wr}_{p,v}^W) \Lsh (t, \operatorname{rd}_{q,w}) \ \& \ (t, \operatorname{wr}_{p,v}^W) \Lsh (t, \operatorname{wr}_{q,w})$
RMO	$ \begin{array}{c} (t, \operatorname{wr}_{p,v}^W) \Lsh (t, \operatorname{rd}_{q,w}) \ \& \ (t, \operatorname{wr}_{p,v}^W) \Lsh (t, \operatorname{wr}_{q,w}) \\ (t, \operatorname{rd}_{p,v}) \Lsh (t, \operatorname{rd}_{q,w}) \end{array} $

Store-Atomicity Relaxation



Memory Write Rules

Normal Write

$$(S, \sigma_0 \cdot (t, \operatorname{wr}_{p,v}^{W,I}) \cdot \sigma_1, T) \xrightarrow{\neg, \mathcal{W}} (S[p := v], \sigma_0 \cdot \sigma_1, T)$$
if $\sigma_0 \Lsh (t, \operatorname{wr}_{p,v}^{W,I}) \& v \in \mathcal{V}al$

Early Write

$$(S, \sigma_0 \cdot (t, \mathsf{wr}_{\varrho, v}^{W, I}) \cdot \sigma_1, T) \xrightarrow{\ \ \ \ } (S, \sigma_0 \cdot (t, \mathsf{wr}_{\varrho, v}^{W', I}) \cdot \sigma_1, T)$$
if $t \in W' \ \& \ W \subset W' \in \mathcal{W}$



Memory Read Rules

Normal Read

$$(S, \sigma_0 \cdot (t, \mathsf{rd}_{p,\iota}) \cdot \sigma_1, T) \xrightarrow{\neg, \mathcal{W}} (S, \{\iota \mapsto v\} (\sigma_0 \cdot \sigma_1, T))$$
if $\sigma_0 \Lsh (t, \mathsf{rd}_{p,\iota}) \& S(p) = v$

Early Read

$$(S, \sigma_0 \cdot (t', \mathsf{wr}_{p,v}^{W,I}) \cdot \sigma_1 \cdot (t, \mathsf{rd}_{p,\iota}) \cdot \sigma_2, T) \xrightarrow{\uparrow, \mathcal{W}} (S, \{\iota \mapsto v\} (\sigma_0 \cdot (t', \mathsf{wr}_{p,v}^{W,I \cup \{\iota\}}) \cdot \sigma_1 \cdot \sigma_2, T))$$
if $t \in W \& \sigma_1 \Lsh (t, \mathsf{rd}_{p,\iota})$

IRIW Example

IRIW
$$p := tt \parallel q := tt \parallel r_0 := !p; \parallel r_2 := !q; r_1 := !q \parallel r_3 := !p$$
 $r_0 = r_2 = tt \ \& \ r_1 = r_3 = ff$

$$(t_0, \mathsf{wr}_{p,tt}^{\{t_0\}}) \left| \ (t_1, \mathsf{wr}_{q,tt}^{\{t_1\}}) \ \left| (t_2, \mathsf{rd}_{p,\nu}) \right| (t_2, \mathsf{rd}_{q,\nu'}) \left| (t_3, \mathsf{rd}_{q,\mu}) \right| (t_3, \mathsf{rd}_{p,\mu'}) \right|$$

IRIW Example

IRIW
$$p := tt \parallel q := tt \parallel r_0 := !p; \parallel r_2 := !q; r_1 := !q \parallel r_3 := !p$$

$$r_0 = r_2 = tt \& r_1 = r_3 = ff$$

$$(t_0, \mathsf{wr}_{p,tt}^{\{t_0\}}) \left| \ (t_1, \mathsf{wr}_{q,tt}^{\{t_1\}}) \ \left| (t_2, \mathsf{rd}_{p,\nu}) \right| (t_2, \mathsf{rd}_{q,\nu'}) \left| (t_3, \mathsf{rd}_{q,\mu}) \right| (t_3, \mathsf{rd}_{p,\mu'}) \right|$$

Early writes

$$\left|(t_0, \mathsf{wr}_{p,tt}^{\{t_0,t_2\}})\right|(t_1, \mathsf{wr}_{q,tt}^{\{t_1,t_3\}})\right|(t_2, \mathsf{rd}_{p,\nu})\left|(t_2, \mathsf{rd}_{q,\nu'})\right|(t_3, \mathsf{rd}_{q,\mu})\left|(t_3, \mathsf{rd}_{p,\mu'})\right|$$

IRIW Example

$$\begin{aligned} \mathsf{IRIW} \quad p \coloneqq tt \parallel q \coloneqq tt \parallel & r_0 \coloneqq !\, p; \quad r_2 \coloneqq !\, q; \\ r_1 \coloneqq !\, q \quad & r_3 \coloneqq !\, p \end{aligned} \\ & r_0 = r_2 = tt \ \& \ r_1 = r_3 = ff \end{aligned}$$

$$\begin{aligned} & (t_0, \mathsf{wr}_{p,tt}^{\{t_0\}}) \quad (t_1, \mathsf{wr}_{q,tt}^{\{t_1\}}) \quad (t_2, \mathsf{rd}_{p,\nu}) \quad (t_2, \mathsf{rd}_{q,\nu'}) \quad (t_3, \mathsf{rd}_{q,\mu}) \quad (t_3, \mathsf{rd}_{p,\mu'}) \end{aligned}$$

$$\begin{aligned} & \mathsf{Early \ writes} \\ & (t_0, \mathsf{wr}_{p,tt}^{\{t_0, t_2\}}) \quad (t_1, \mathsf{wr}_{q,tt}^{\{t_1, t_3\}}) \quad (t_2, \mathsf{rd}_{p,\nu}) \quad (t_2, \mathsf{rd}_{q,\nu'}) \quad (t_3, \mathsf{rd}_{q,\mu}) \quad (t_3, \mathsf{rd}_{p,\mu'}) \end{aligned}$$

Early reads



PCC.cat


PCC.cat

- SB-PPC
- SB-PPC-lwsync
- SB-PPC-sync
- WRC
- WRC+realdata
- WRC-lwsync
- IRIW
- IRIW-lwsync
- IRIW-sync

POWER and ARM Litmus Tests

http://www.cl.cam.ac.uk/~pes20/ppc-supplemental

CoRR1: rf,po,fr	forbidden	CoRW: rf,po,co	forbidden	CoWR: co,po,rf ⁻¹	forbidden	CoWW: po,co	forbidder
Thread 0	Thread 1	Thread 0	Thread 1	Thread 0	Thread 1	Thread 0	
a: W[x]=2	b: R[x]=2 po rf c: R[x]=1	a: R[x]=2 cof po b: W[x]=1	c: W[x]=2	a: W[x]=1 co po rf b: R[x]=2	c: W[x]=2	a: W[x]=1 po co b: W[x]=2	
Test CoRI		Test CoR	w	Test CoWR	1	Test CoWW	



Power Barriers

- sync: heavyweight barrier
 - cumulative
- lwsync: lightweight barrier
 - similar to sync
 - does not prevent WR reordering
- Examples
 - Herd

Simple Spin-lock

```
lock(1);
                         lock(1);
                      r = x;

x = r+1;
           x - x;

x = r+1;
         unlock(1);
                        unlock(1);
lock (1) {
                                 unlock (1) {
  while (!cas(lock, 0, 1)) {
                                 1 = 0
    while (lock == 0);
```

To fence or not to fence?

Other Models

- And yet these are not the most complicated models
 - NVIDIA
 - Alpha (obsolete)
 - We'll see Programming Languages models in the next lecture